


9. Reachability within a bounded number of rounds

(Athey, Bouajjani, Paletta CAV 2011)


- Often, algorithmic verification problems are undecidable or have a high complexity.

Therefore, practical verification methods focus on one of the following:

- Under-approximate system analysis
= bug hunting.




- Over-approximate system analysis
= prove sys correct



- In those approximations, reachability can be solved with "low" complexity.

Low still means $\geq \text{PSPACE}$
as long as we consider variables:



= Boolean while-program with variables $x_0, \dots, x_{\text{poly}(n)}$.


(Dexter Kozen 1977)

- Goal:
- One can show that TSO-reachability has non-primitive recursive (time and space) complexity.
 - Develop an under-approximation that works in PSPACE.

- Inspiration:
- Reversal-bounded counter machines (Ibarra 1978, see also Applied Automata Theory notes).
 - Context-bounded analysis of recursive and parallel programs (Quadeer, Rehof 2005)

$$t_1 \sqcup \sqcup t_2 \sqcup = \text{Turing machine.}$$

Context-boundary:



Practices:

Most bugs show up
within few context switches.

Idea: • Assume each thread can be active in k -rounds (will be defined in a moment).

- With this, given a program P

construct a new program P' ,

- of size linear in the size of P and

- of the same type (same set of instructions)

such that

$$\text{Reach}_{\text{TZO}}^{\text{k-rounds}}(P) = \text{Reach}_{\text{SC}}(P').$$

This equality means that

for every control state pc

we have

pc is reachable within k -rounds

when P is executed under TZO.

iff pc is reachable when P' is executed under SC.

- That P' is executed under SC means

the analysis does not need to simulate store buffers.

\Rightarrow Standard verification tools apply to P' .

Definition (Rounds):

Consider a program $P = \{t_1, \dots, t_n\}$.

- We augment the TZO-transition relation with Thread identifiers:

$$\rightarrow_{\text{TZO}} \subseteq CF \times TID \times CF.$$

H transition

$c \xrightarrow{t} c'$ is defined as before
but additionally indicates that

- thread t performed the operation or
- the buffer of t has been used to update the memory.

- Each computation

$$\rho = c_0 \xrightarrow{t_{i0}} c_1 \xrightarrow{t_{i1}} c_2 \xrightarrow{t_{i2}} \dots \xrightarrow{t_{in-1}} c_n$$

can be represented as a sequence of rounds, computation segments where the same thread is active (transitions have the same thread identifier):

$$\rho = \rho_0 \dots \rho_h$$

with

$$\rho_0 = c_0 \xrightarrow{t_{j_0}} c_1 \xrightarrow{t_{j_0}} c_2 \dots \xrightarrow{t_{j_0}} c_{n_0}$$

$$\rho_1 = c_{n_0} \xrightarrow{t_{j_1}} c_{n_0+1} \xrightarrow{t_{j_1}} c_{n_0+2} \dots \xrightarrow{t_{j_1}} c_{n_1}$$

:

$$\rho_h = c_{n_{h-1}} \xrightarrow{t_{j_h}} c_{n_{h-1}+1} \xrightarrow{t_{j_h}} c_{n_{h-1}+2} \dots \xrightarrow{t_{j_h}} c_{n_h},$$

where $t_{j_m} \neq t_{j_n}$ for $m \neq n \in \{0, \dots, h\}$.

- If h -round computation is a computation

from $(\xrightarrow{*} \dots \xrightarrow{*})^h$,

so every thread has at most h rounds.

We use

$$\text{Reach}_{\text{TSO}}^{h\text{-rounds}}(P) := \{ pc \in \text{Loc}^{\text{IID}}, \exists c = (pc, \text{val}, \text{buf}) \in CF: \\ c \text{ is reachable by a } h\text{-round computation.}\}$$

We study the following

h -round reachability problem:

Given: Program P , control state pc , $h \in \mathbb{N}$.

Question: $pc \in \text{Reach}_{\text{TSO}}^{h\text{-rounds}}(P)$?


Remark:

- This is reachability/emptiness modulo a bounded language
 $B = w_1^* \dots w_n^*$.
- Espwza, Ganty 2011:

$$L(R_1) \cap L(R_2) \cap L(B) = \emptyset$$

is NP-complete for $L(R_1), L(R_2)$ context-free
 Relies on Parikh-images. (as opposed to undecidable in the general case).

9.1 2-round case



- Focus on the behaviour of thread t , project configurations to what is visible to t .
- Inspect the interaction with other threads at round-switch points:

$$P_0^t = (\underline{pc}(t), \underline{rval}(t), mval, buf(t)) \xrightarrow[t]{} (\underline{\underline{pc}}'(t), \underline{\underline{rval}}'(t), mval', \underline{\underline{buf}}'(t))$$

$$P_1^t = (\underline{\underline{pc}}'(t), \underline{\underline{rval}}'(t), mval, \underline{\underline{buf}}'(t)) \xrightarrow[t]{} (\underline{pc}''(t), \underline{rval}''(t), mval'', \underline{buf}''(t))$$

underlining = means these components coincide at the end of round 0 and at the beginning of round 1.

- Goal:
- Use a finite number of addresses to encode unbounded store buffers.
 - Make use of two observations.

Observation 1:

- To execute a load, we need to know
 - whether a store to the address is still buffered
 - if so, need the value of the last such store
 - otherwise, need the value from memory.

↳ Since in a round only t is active, only the buffer of t will change the memory. This means, to execute a load we need

last written value \oplus memory content
per address at the beginning
of the round.

↳ Introduce a function
 $\text{view} \in \text{DOM}^{\text{DOM}}$
so that $\text{view}[a]$ gives the value
to load from address a .

Observation 2:

- ↳ The order in which store operations of t on different addresses are consumed by the memory is not important.
If t is running in isolation, no partner thread could observe a difference.
- ↳ Moreover, only the last store per address is relevant.
- ↳ Introduce, for each round j , two functions
 $\text{mask}_j \in \mathbb{B}^{\text{DOM}}$
 $\text{queue}_j \in \text{DOM}^{\text{DOM}}$:
 $\text{mask}_j[a] = \text{true}$ iff there is a store operation on address a in the buffer of t that is used to update the memory at round j .
 $\text{queue}_j[a] = v$ is the value of the last such store operation.

Together this means we replace
thread-local configurations in P
($\text{pc}(t), \text{rval}(t), \text{rval}, \text{buff}(t)$)

by
($\text{pc}(t), \text{rval}(t), \text{view}, \text{rval}, \text{mask}_0, \text{mask}_1,$
 $\text{queue}_0, \text{queue}_1$) in P' .

How to mimic the behaviour of P by P' :

- We construct for a 2-round computation of t in P a 2-round computation of t in P' such that the above invariants on the relationships between the configurations at switch-points hold.

Special case: All store operations issued in round 0 go to memory in round 0:

- ↳ In P' , thread t immediately writes the stores to the shared memory, without buffering.
- ↳ Thread t will not notice a difference (for single-threaded programs, $TJO = SC$).
- ↳ The other threads are not active.

General case: Some store operations go to memory in round 0 some go to memory in round 1:

- In P' , the task is to
- ensure that the shared memory contains "val"
 - pass (a summary of) $buf'(t)$ to the second round.

Behaviour of t in P' :


- ↳ We can understand S_0^t as concatenation of two computations:

$$S_0^t = S_{00}^t \cdot S_{01}^t$$

where

S_{00}^t = All stores issued in S_{00}^t go to memory in round 0,

S_{01}^t = All stores issued in S_{01}^t go to memory in round 1.



- ↳ By FIFO, the stores for round 0 are issued before the stores for round 1.

Then:

$\text{mval}' = \text{Result of executing stores from } S_{00}^t$

(1)

$\text{buf}'(t) = \text{All stores produced in } S_{01}^t$

(2).

Simulation of round 0 in P' :

- ↳ During the simulation of round 0 by P' , given the end of S_{00}^t non-deterministically.
- ↳ Stores in S_{00}^t are written to memory immediately. This ensures the content of the shared memory in P' is precisely mval' , due to (1) above.

- ↳ During the simulation of S_{01}^t , P' performs two operations:
 - maintain the view of t by updating the view-addresses.
 - keep in mask_2 and queue_2 the information about the last values stored to each address in S_{01}^t .

This ensures that, at the end of round 0, mask_2 and queue_2 represent a summary of $\text{buf}'(t)$, due to (2).

Simulation of round 1 in P' :

- ↳ Start with a new state mval of the shared memory.
- ↳ Update the shared memory using mask_2 and queue_2 immediately at the beginning of the computation.

- ↳ Rebuild view as follows:

- starting from view at the end of round 0, change the valuation of all addresses a for which no stores were pending in the buffer ($\text{mask}_2[a] = \text{false}$):
 $\text{view}[a] := \text{mval}[a]$.

Theorem (Tsig, Bouajjani, Pavlato 2011)
 2-round TSO-reachability is PSPACE-complete, and reducible to ordinary SC-reachability.

-7- Note: In the actual reduction, one makes rounds atomic.