

10.4 Instrumentation

Goal: Consider program P with attack $R = (t_R, \text{start}, \text{hist})$.
 Characterise ISO witnesses of R in P
 by SC computations in a program P_R
 that is instrumented for attack R .

By instrumentation we mean we replace
 every thread in P by a modified version.

Envy:

- Unbounded store bytes
- Unbounded happens-before dependencies.

Instrumenting the attacker:

Idea:

- Emulate store buffering under SC
 using auxiliary addresses
 - ↳ When the attacker executes the delayed store st_A ,
 under SC it is done right behind the issue action.
 - ↳ To mimic store buffering, st_A now accesses
 an auxiliary address that helpers do not look.
 - ↳ Indeed, in $\tilde{\tau}_A$ the helpers are no longer active
 and hence do not access the delayed stores.
- How many auxiliary addresses?
 - ↳ One per address in the program (last store).

Technically:

- Starting from st_A to address a ,
 stores are replaced by st_A^{aux} to addresses (a, d) . $1/d = \text{delay}$.
 - As long as address a has not been written,
 (a, d) holds the initial value 0.
 - When the attacker stores v to address a ,
 we set $\text{mem}[(a, d)] = (v, d)$.
 - Hence, (a, d) always holds the most recent store
 to address a .

- A load $r \leftarrow \text{mem}[a]$ of the attacker reaches value v from the buffer whenever $\text{mem}[(a, d)] = (v, d)$.

Otherwise $\text{mem}[(a, d)] = 0$, and the load obtains $v = \text{mem}[a]$ from memory.

Definition (Instrumentation of the attacker):

Consider thread for regs, * init to begin $\langle \text{last} \rangle^*$ end.

Let $T = (t_A, \text{strict}, \text{ld.insl})$ be the attack.

The instrumentation of t_A for attack T

is the thread:

$\llbracket t_A \rrbracket := \text{Thread for } \text{regs} \text{, } * \text{ init to}$

begin
 $\langle \text{last} \rangle^*$ // Source code

$\llbracket \text{strict} \rrbracket_{T_1}$ // Have to copy of source code

$\llbracket \text{ld.insl} \rrbracket_{T_1}$

$\llbracket \langle \text{last} \rangle \rrbracket_{T_2}$ // Copy of source code.

end.

with

$\llbracket l_1 : \text{mem}[e_1] \leftarrow e_2 \text{ goto } l_2 \rrbracket_{T_1} := \begin{cases} l_1 : \text{mem}[e_1, d] \leftarrow (e_2, d) \text{ goto } \tilde{l}_x; \\ \tilde{l}_x : \text{mem}[e_1] \leftarrow e_1 \text{ goto } \tilde{l}_x; \end{cases}$

$\llbracket l_1 : r \leftarrow \text{mem}[e] \text{ goto } l_2 \rrbracket_{T_2} := \begin{cases} \tilde{l}_1 : \text{assert } \text{mem}[(e, d)] = 0 \text{ goto } \tilde{l}_x; \\ \tilde{l}_x : \text{mem}[h_b] \leftarrow \text{true} \text{ goto } \tilde{l}_{x2}; \\ \tilde{l}_{x2} : \text{mem}[(e, h_b)] \leftarrow 1 \text{ goto } \tilde{l}_{x3}; \end{cases}$

$\llbracket l_1 : \text{mem}[e_1] \leftarrow e_2 \text{ goto } l_2 \rrbracket_{T_2} := \begin{cases} \tilde{l}_1 : \text{mem}[(e_1, d)] \leftarrow (e_2, d) \text{ goto } \tilde{l}_x; \\ \tilde{l}_x : \text{assert } \text{mem}[(e, d)] = 0 \text{ goto } \tilde{l}_{x1}; \end{cases}$

$\llbracket l_1 : r \leftarrow \text{mem}[e] \text{ goto } l_2 \rrbracket_{T_2} := \begin{cases} \tilde{l}_1 : \text{assert } \text{mem}[(e, d)] = 0 \text{ goto } \tilde{l}_x; \\ \tilde{l}_x : r \leftarrow \text{mem}[e] \text{ goto } \tilde{l}_x; \\ \tilde{l}_x : \text{assert } \text{mem}[(e, d)] \neq 0 \text{ goto } \tilde{l}_x; \\ \tilde{l}_x : (r, d) \leftarrow \text{mem}[(e, d)]; \text{ goto } \tilde{l}_x; \end{cases}$

$\llbracket l_1 : \text{local goto } l_2 \rrbracket_{T_2} := l_1 : \text{local goto } \tilde{l}_2;$

$\llbracket l_1 : \text{m fence goto } l_2 \rrbracket_{T_2} := \top$

Comment:

- Note that the instrumentation $\llbracket \text{stinst} \rrbracket_{T_2}$ keeps the address used in the store in a fresh address $l_1\tilde{l}_2$.
- The instrumentation deletes fences as they failed to delay st over $l_1\tilde{l}_2$.
- The instrumentation $\llbracket \text{ldinst} \rrbracket_{T_2}$ checks the value is not read early. Moreover, it sets a happens-before address (a, b) to access level load, $l_1\tilde{a}$. It also sets a flag hb to forbid helper actions that do not contribute to happens-before path T_3 .

Instrumenting helpers:

Idea: How to decide whether a new action act' is in happens-before relation with an earlier action act'' so that $l_1\tilde{l}_2 \xrightarrow{*_{hb}} \text{act}' \xrightarrow{*_{hb}} \text{act}''$?

Need to know two facts:

↳ Has the thread of act already contributed an action act' to T_3 ?

In this case, $\text{act}' \xrightarrow{*_{po}} \text{act}$.

The information about such a contribution can be kept in the control-flow of the helper.

↳ Does T_3 contain a load or store access to address(l)?

• If there was a load $\text{act}' = ld$, we can add a store $\text{act} = st$ and get $ld \xrightarrow{*_{hb}} st$.

• If there was a store, we are free to add a load or a store.

↳ Need one auxiliary address (a, hb)

pu address a in the program.

The addresses (a, hb) range over the domain

$\{0, lla, sta\}$

of access types.

It is sufficient to store the maximal access type w.r.t. the ordering:

$O(\text{no access}) < lla (\text{load access}) < sta (\text{store access}).$

Technically: The argumentation on a thread's contribution to \tilde{T}_3 + access types is based on the following lemma.

Lemma:

(consider $\tilde{\tau} = \tilde{\tau}_1 \cdot \text{act}_1 \cdot \tilde{\tau}_2 \in \text{CSC}(P)$)

where for all $\text{act}_2 \in \tilde{\tau}_2$ we have $\text{act}_1 \rightarrow^{hb} \text{act}_2$.

Then $\tilde{\tau}.\text{act}$ satisfies $\text{act}_1 \rightarrow^{hb} \text{act}$

iff (1) $\exists \text{act}_2 \in \text{act}_1 \cdot \tilde{\tau}_2 : \text{thread}(\text{act}_2) = \text{thread}(\text{act})$,

(2) act is a load whose address is stored in $\text{act}_2 \cdot \tilde{\tau}_2$, or

(3) act is a store (with issue) whose address is loaded or stored in $\text{act}_2 \cdot \tilde{\tau}_2$.

W.R.H.s, the instrumentation of helpers is as follows.

Definition (Instrumentation of helpers):

(consider Thread t reg $\simeq r^*$ init to begin $\langle \text{linst} \rangle^*$ end).

The instrumentation of t is

$\llbracket t \rrbracket := \text{Thread } \tilde{\tau} \text{ reg} \simeq r, r^* \text{ init to}$

begin $\llbracket \langle \text{linst} \rangle \rrbracket_{H_0}^*$ $\llbracket \langle \text{lastinst} \rangle \rrbracket_{H_1}^*$ $\llbracket \langle \text{linst} \rangle \rrbracket_{H_2}^*$ $\llbracket \langle \text{l} \rangle \rrbracket_{H_3}^*$

end

- Here, $\langle \text{ld/stinst} \rangle^*$ is the subsequence of all load and store instructions. Their instrumentation $\langle \text{ld/stinst} \rangle_{H_2}^*$ is used to move to the code copy $\langle \text{linst} \rangle_{H_2}^*$
- Let $\langle \text{ll} \rangle^*$ be all labels used by the thread. The instructions $\langle \text{ll} \rangle_{H_3}^*$ raise a success flag when a TSO witness has been found.
- The instrumentation $\langle \text{linst} \rangle_{H_0}^*$ of the original source code forces the helper to either enter the code copy $\langle \text{linst} \rangle_{H_2}^*$ or stop when the hb-flag is raised.

The functions are as follows:

$$\langle l_1: \text{inst goto } l_2 \rangle_{H_0} := l_1: \underline{\text{assert}} \text{ mem[hb]} = 0 \text{ goto } l_x; \\ l_x: \text{inst goto } l_2;$$

$$\langle l_1: r \leftarrow \text{mem[e]} \text{ goto } l_2 \rangle_{H_2} := l_1: \underline{\text{assert}} \text{ mem[e, hb]} = \text{sla goto } \tilde{l}_x; \\ \tilde{l}_x: r \leftarrow \text{mem[e]} \text{ goto } l_2;$$

$$\langle l_1: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } l_2 \rangle_{H_1} := l_1: \underline{\text{assert}} \text{ mem[e}_1, \text{hb} \text{]} \geq \text{llda goto } \tilde{l}_{x_1}; \\ l_{x_1}: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } \tilde{l}_{x_2}; \\ \tilde{l}_{x_2}: \text{mem[e}_1, \text{hb} \text{]} \leftarrow \text{sla goto } l_2;$$

$$\langle l_1: \text{local/mfence goto } l_2 \rangle_{H_2} := \tilde{l}_1: \text{local/mfence goto } l_2;$$

$$\langle l_1: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } l_2 \rangle_{H_2} := \tilde{l}_1: \text{mem[e}_1\text{] } \leftarrow e_2 \text{ goto } \tilde{l}_x; \\ \tilde{l}_x: \text{mem[e}_1, \text{hb} \text{]} \leftarrow \text{sla goto } l_2;$$

$$\langle l_1: r \leftarrow \text{mem[e]} \text{ goto } l_2 \rangle_{H_2} := \tilde{l}_1: \tilde{r} \leftarrow e \text{ goto } \tilde{l}_{x_1}; \\ \tilde{l}_{x_1}: r \leftarrow \text{mem}[\tilde{r}] \text{ goto } \tilde{l}_{x_2}; \\ \tilde{l}_{x_2}: \text{mem}[\tilde{r}, \text{hb} \text{]} \leftarrow \max \{ \text{llda}, \text{mem}[\tilde{r}, \text{hb} \text{]} \} \text{ goto } l_2;$$

$$\llbracket l \rrbracket_{H_3} := \begin{aligned} & \tilde{\ell}: r \leftarrow \text{mem}[a\text{st}_H] \text{ goto } \tilde{\ell}_{x_1}; \\ & \tilde{\ell}_{x_1}: \tilde{r} \leftarrow \text{mem}[(\tilde{r}, h_b)] \text{ goto } \tilde{\ell}_{x_2}; \\ & \tilde{\ell}_{x_2}: \underline{\text{assert}} \ \tilde{r} \neq 0 \text{ goto } \tilde{\ell}_{x_3}; \\ & \tilde{\ell}_{x_3}: \text{mem}[\text{suc}] \leftarrow \text{true goto } \tilde{\ell}_{x_4}; \end{aligned}$$

Note:

In the instrumentation of loads, $\llbracket l_1: r \leftarrow \text{mem}[c] \text{ goto } l_2 \rrbracket_{H_2}$, auxiliary register \tilde{r} ensures that we do not overwrite the address given by c when modifying r (may be used within c).

Theorem (Soundness and completeness of instrumentation):

If $\text{Hatch } \tilde{\ell}$ is feasible in program P
iff $P_{\tilde{\ell}}$ reaches a goal configuration under SC.

If goal configuration is a pair (pc, val)
with $\text{val}(\text{suc}) = \text{true}$.

Theorem:

- Program P is robust iff no instrumentation $P_{\tilde{\ell}}$
reaches a goal configuration under SC
- If the data domain is finite and given as input,
robustness is PSPACE-complete.

Proof:

Upper bound: We show that the complement of robustness,
the non-robustness problem (given a program P ,
check that P is not robust)
can be solved in non-deterministic polynomial space (NPSPACE).
By Savitch's theorem $NPSPACE = PSPACE$,
and hence non-robustness $\in PSPACE$
We negate the answer and get robustness $\in PSPACE$.

Essentially, we use that

$$\text{co-NPSPACE} = \text{co-PSpace} = \text{PSpace} (= \text{NPSPACE}).$$

To solve non-robustness in NPSPACE,

we guess a suitable attack P

and compute the linear-size instrumentation P_T .

Then we guess a reaching path in P_T .

For the path, we only need to store

- the current configuration (works in linear space)
- the number of steps taken (works in linear space as well).

Return yes, if a goal configuration is reached.

Return no, if the search for a path deadlocks

or the number of steps exceeds the number of configurations

For the latter, note that

there are 2^n configurations with n bits.


We need another n -bit to count to 2^n .

Lower bound: We first give a reduction of SC-reachability

in Boolean programs to non-robustness.

- Consider a single-threaded Boolean program P with control-location l

- Using a second thread and fresh variables, we append a Dikker cycle to l :



- Then l is SC-reachable in P

iff P' is not robust.

- Since control-state reachability

is PSpace-hard, so is non-robustness.

P'

To see that also robustness is PSPACE-hard,
consider a problem Prob PSPACE
that we want to reduce to robustness.

Since PSPACE is closed under complement,
we have

$$\text{co-Prob} \in \text{PSPACE}.$$

We just showed that non-robustness is PSPACE-hard.

Hence there is a reduction

$$f: \text{co-Prob} \rightarrow \text{non-Rob}$$

so that

instance $i \in \text{co-Prob}$ iff $f(i)$ is not robust.

Since $i \in \text{co-Prob}$ iff $i \notin \text{Prob}$,

we have

$$i \in \text{Prob} \text{ iff } f(i) \text{ is robust.}$$

So function f is also a reduction of Prob to robustness. □