

## 8. TSO Readability

Goal: Solve readability for parallel programs (assembly) running on x86 Total Store Ordering (TSO) architectures

Approach: Reduce to LCS readability

### 8.1 Syntax of Parallel Programs

#### Definition:

We consider parallel programs with shared memory as defined by following grammar:

$\langle \text{prog} \rangle ::= \text{program } \langle \text{pid} \rangle \langle \text{thrd} \rangle^*$  // Name & finite number of threads

$\langle \text{thrd} \rangle ::= \text{thread } \langle \text{tid} \rangle$  // Identifier

$\text{regs } \langle \text{reg} \rangle^*$  // List of local registers

$\text{init } \langle \text{label} \rangle$  // Initial instruction

$\text{begin } \langle \text{lnst} \rangle^* \text{end}$  // List of labelled instructions

$\langle \text{lnst} \rangle ::= \langle \text{label} \rangle : \langle \text{inst} \rangle ; \text{goto } \langle \text{label} \rangle ;$

$\langle \text{inst} \rangle ::= \langle \text{reg} \rangle \leftarrow \text{mem} [\langle \text{reg} \rangle]$  // Load

$| \text{mem} [\langle \text{reg} \rangle] \leftarrow \langle \text{reg} \rangle$  // Store

$| \text{mfence}$  // Memory fence

$| \langle \text{reg} \rangle \leftarrow \langle \text{expr} \rangle$  // Local assignment

$| \text{assert } \langle \text{expr} \rangle$

$\langle \text{expr} \rangle ::= \text{fun} (\langle \text{reg} \rangle^*)$

- We assume programs come with a finite data domain  $\text{DOM}$  and a function domain  $\text{FUN}$  that we

- defined on  $\text{DOM}$
- all computable.

- We assume

- $0 \in \text{DOM}$


- All values in  $\text{DOM}$  can be used as addresses.

## 8.2 TSO - Semantics of Parallel Programs:

- Idea of TSO:
- Each thread has a store buffer to reduce latency of memory accesses
  - Stores are buffered locally and later propagated to the memory in batch processing style.
  - To provide the illusion that a sequential program runs on a coherent memory, buffered stores are forwarded to later loads  $\Rightarrow$  early reads

### Example: Dekker's mutex

$l_1: \text{mem}[x] \leftarrow 1; \text{goto } l_2$		$l'_1: \text{mem}[y] \leftarrow 1; \text{goto } l'_2$
$l_2: r \leftarrow \text{mem}[y]; \text{goto } l_3$		$l'_2: r' \leftarrow \text{mem}[x]; \text{goto } l'_3$
$l_3: \text{assert}(r=0); \text{goto } l_{cs1}$		$l'_3: \text{assert}(r'=0); \text{goto } l'_{cs2}$
$l_{cs1}: \text{critical section}$		$l'_{cs2}: \text{critical section}$



Fences instructions (mfence) stop a thread until all preceding writes have arrived in memory.

For the definition, fix a program  $P$  with threads  $\{t_1, \dots, t_n\}$ .

Assume  $t_i$  has identifier  $i$ ,  
initial label  $l_{0,i}$ ,

and declares registers  $\bar{r}_i$ .

We use  $TID := \{1, \dots, n\}$  for the thread identifiers,  
 $LFB$  for the locations in all threads, and  
 $VIR := \text{DOM} \cup \bigcup_{i=1}^n \bar{r}_i$  for the addresses and registers.

The TSO semantics is operational,  
in terms of transitions between configurations.

The set of TSO-configurations is

$$CF := \text{LAB}^{\text{TID}} \times \text{DOM}^{\text{VAR}} \times (\text{DOM} \times \text{DOM})^*{}^{\text{TID}}$$

We write a configuration as

$$cf = (pc, val, buf),$$

where •  $pc(t)$  is the program counter of thread  $t$ .

•  $val(r)$  is the valuation of register  $r$ , and

•  $buf(t)$  is the buffer content for thread  $t$ ,  
a sequence of address-value pairs.

The initial configuration is

$$cf_0 := (pc_0, val_0, buf_0)$$

$$\begin{aligned} \text{with } pc_0(t) &= l_{0,t} && \text{for all } t \in \text{TID} \\ val_0(x) &= 0 && \text{for all } x \in \text{VAR} \\ buf_0(t) &= \varepsilon && \text{for all } t \in \text{TID}. \end{aligned}$$

The TSO-transition relation  $\rightarrow_{\text{TSO}} \subseteq CF \times CF$

is the smallest relation that satisfies the following rules,  
where we assume  $pc(t) = l$ , an instruction  $l: \langle inst \rangle; \underline{\text{goto } l'}$ ,  
and where we set  $pc' := pc[t := l']$ :

$$\begin{aligned} \langle inst \rangle &= r \leftarrow \text{mem}[r'], a = \text{val}(r') \\ buf(t) \downarrow (a = *) &= (a = v). \beta \end{aligned}$$

(STORE)

$$(pc, val, buf) \rightarrow_{\text{TSO}} (pc', \text{val}[r := v], buf)$$

$$\langle inst \rangle = r \leftarrow \text{mem}[r'], a = \text{val}(r'), v = \text{val}(a)$$

$$buf(t) \downarrow (a = *) = \varepsilon$$

(LOAD)

$$(pc, val, buf) \rightarrow_{\text{TSO}} (pc', \text{val}[r := v], buf)$$

(STORE)  $\langle \text{inst} \rangle = \text{mem}[r] \leftarrow r', a = \text{val}(r), v = \text{val}(r')$   
 $(pc, \text{val}, \text{buf}) \rightarrow_{\text{TSO}} (pc', \text{val}, \text{buf}[t := (a \rightarrow v). \text{buf}(t)])$

(UPDATE)  $\text{buf}(t) = \beta. (a = v)$   
 $(pc, \text{val}, \text{buf}) \rightarrow_{\text{TSO}} (pc, \text{val}[a := v], \text{buf}[t := \beta])$

(FENCE)  $\langle \text{inst} \rangle = \text{mfence}, \text{buf}(t) = \varepsilon$   
 $(pc, \text{val}, \text{buf}) \rightarrow_{\text{TSO}} (pc', \text{val}, \text{buf})$

+ 2 rules for assignments and asserts.

### 8.3 From TSO to LCS

Goal: Represent TSO semantics of program  $P$  by LCS  $L_P$ .

Approach: Define LCS  $L_P^1, L_P^2, L_P^3, L_P$  with more features that fix problems in earlier versions.

#### Towards $L_P^1$ :

Idea: Shared memory communication is like message loss:  
↳ a store may get overwritten before it is received by another thread.  
• Understand TSO buffers as lossy channels

Problem: Higman's ordering is no simulation relation for TSO.

↳ Consider

$$\begin{array}{l|l} l_0: ld(x, 1); & l'_0: st(y, 1); \\ l_1: ld(y, 0); & l'_1: st(x, 1); \\ l_2 & l'_2 \end{array}$$

where  $ld(x, 1)$  is a shared for  
 $r \leftarrow mem[x];$   
 $assert(r = 1);$

↳ Then configuration

$$(l_0, l'_2, x=0=y, \epsilon, x=2, y=1)$$

cannot reach  $l_2, l'_2$   $\downarrow$   
whereas

$$(l_2, l'_2, x=0=y, \epsilon, x=1) \text{ can.}$$

Lossiness gives inconsistent memory configurations.

Fix: Let threads send entire memory snapshots

↳ Each message in a buffer defines values of all variables.  
↳ The above problem vanishes.

$(l_0, l_2', x=0=y, \epsilon, \begin{pmatrix} x=1 \\ y=1 \end{pmatrix} \begin{pmatrix} x=0 \\ y=1 \end{pmatrix})$   
 and

$(l_0, l_2', x=0=y, \epsilon, \begin{pmatrix} x=1 \\ y=0 \end{pmatrix})$  are incomparable.

Towards  $L_p^2$ :

Problem: Some behaviour under  $L_p^1$   
 is not possible under TSO.

Example:

$l_0: st(y, 0); \quad \parallel \quad l_0': st(x, 1)$   
 $l_1: \quad \quad \quad \parallel \quad l_1': ld(x, 0)$   
 $\quad \quad \quad \parallel \quad l_2':$

$\hookrightarrow$  Then  $(l_1, l_2')$  is not TSO-reachable.

TSO can only load 1 from x  
 after store has been performed.

$\hookrightarrow$  The configuration is reachable in  $L_p^1$ .

$(l_0, l_0', x=0=y, \epsilon, \epsilon)$

$\rightarrow^2 (l_1, l_1', x=0=y, \begin{pmatrix} x=0 \\ y=0 \end{pmatrix}, \begin{pmatrix} x=1 \\ y=0 \end{pmatrix})$

$\rightarrow (l_1, l_1', x=1, \begin{pmatrix} x=0 \\ y=0 \end{pmatrix}, \epsilon)$

$\rightarrow (l_1, l_1', x=0=y, \epsilon, \epsilon)$

$\rightarrow (l_1, l_2', x=0=y, \epsilon, \epsilon).$

Threads do not synchronize on memory updates  
 (threads may use values that are no longer in memory).

Fix: Let all threads share the same buffer.

$\begin{pmatrix} x=1 \\ y=0 \end{pmatrix} \cdot \begin{pmatrix} x=1 \\ y=0 \end{pmatrix}$  Store  $y=0$   
 takes  $x=1$  into account.

## Towards $L_p^2$ :

Problem: Some TSO behaviour is not possible in  $L_p^2$ .

Example:


$st(x,1);^{(1)(2)} \parallel ld(y,2);^{(10)}$ 
 $\parallel st(y,1);^{(3)(11)} \parallel ld(x,2);^{(7)}$   
 $st(x,2);^{(5)(6)} \parallel ld(y,1);^{(4)(2)} \parallel ld(x,1);^{(4)}$ 
 $\parallel st(y,2);^{(8)(9)}$

↳ This behaviour is not possible on  $L_p^2$

for the following reason:


- $st(y,2)$  has to be sent to memory before  $st(y,1)$ 
  - ↳ otherwise value of  $x$  will be (and stay) 2.
  - ↳ then  $ld(x,1)$  is blocked.
- In  $L_p^2$ , operations in the buffer will be delivered to the memory in the order in which they entered the buffer.
  - ↳ then thread  $t_2$  is not able to load  $y=2$  before  $y=1$ .

$L_p^2$  forces memory updates to occur in the same order as the order of the corresponding stores.




In TSO, the memory updates can be performed in opposite order, as the stores stem from different buffers.

Fix: Add to each thread a pointer to a position inside the buffer.




With this, updates are simulated by moving the pointer to the left.




Why is this correct?

- TSO can be understood as




The automata synchronize when updates leave the channels.  
 $\hookrightarrow$  Its update is performed on  $M_1$  and  $M_2$ .

- Since the channels are FIFO, this is equivalent with



Hence, the channels have the same content (one channel) but move to the memory at different speed.

- Since the channel content is identical, this is equivalent with



This is  $L_p^3$ .

Towards  $L_p^3$ :

Problem: In  $L_p^3$ , early reads are still missing

Fix: Remember the last write of a thread to an address.



$$\begin{array}{ccccccc}
 (x=2, (t_2, y)) & / & (x=2, (t_4, y)) & / & (x=2, (t_1, x)) & / & (x=1, -) & / & (x=0, -) \\
 (y=1, -) & / & (y=2, -) & / & (y=0, -) & / & (y=0, -) & / & (y=0, -) \\
 \uparrow & & \uparrow & & \uparrow & & \uparrow & & \uparrow \\
 t_2 & & t_4 & & t_2 & & t_2 & & t_2
 \end{array}$$

### Construction:

Given a program  $P$ ,  
we define the LCS with strong symbols

$$L_P = (Q, q_0, C, M, S, \rightarrow)$$

where

$$Q := LOC^{TID} \times DOM^{VTR}$$

$$C := \{buff\}$$

$$M := DOM^{DOM}$$

$$S := (DOM^{DOM} \times (TID \times DOM \cup \{E\}) \times IP(TID)) \setminus (DOM^{DOM} \times \{E\} \times \{\emptyset\})$$

strong symbols  
= cannot be lost,  
but bounded.

In a configuration  $(pc, val)$ ,

$pc$  = current program counter

$val$  = valuation of local registers,  
copy of last memory valuation  
that was sent to the buffer

To define the transitions,

consider  $(pc, val) \in Q$  with  $pc(l) = l$ .

Store: If  $l: mem[r] \leftarrow v; goto l'$  and  $val(l) = a, val(r) = v$ ,  
then we have the following LCS transition:

$$(pc, val) \xrightarrow{buff \{ (mem, E, tidset) / (mem, (s, a), tidset) \}}$$

$$\xrightarrow{buff \{ (val[a:=v], (a, t), \emptyset) \}} (pc[l:=l'], val[a:=v]).$$

restricted to  $DOM$

Load: If  $l: r \leftarrow \text{mem}[r']$ ; goto  $l'$   
and  $\text{val}(r') = a$ , there are two transitions:

$(pc, \text{val}) \xrightarrow{\text{assert } (\text{mval}, (t, a), \text{hidset}) \in \text{buf}} (pc[t := l'], \text{val}[r := \text{mval}(a)])$   
// early read

$(pc, \text{val}) \xrightarrow{\text{assert } (\text{mval}', (t, a), \text{hidset}') \notin \text{buf} \text{ and } (\text{mval}, *, \{t\} \cup \text{hidset}) \in \text{buf}} (pc[t := l'], \text{val}[r := \text{mval}(a)])$

Fence: If  $l: \text{mfence}$ ; goto  $l'$ , then

$(pc, \text{val}) \xrightarrow{\text{assert } (\text{mval}, *, \{t\} \cup \text{hidset}) = \text{head}(\text{buf})} (pc[t := l'], \text{val})$

Update:

$(pc, \text{val}) \xrightarrow{\text{assert } \text{buf} = w_1.m_1.m_2.w_2 \text{ modify } \text{buf} = w_1.m'_1.m'_2.w_2} (pc, \text{val})$

where  $m_1 = (\text{mval}_1, \text{last}_1, \text{hidset}_2)$

$m_2 = (\text{mval}_2, \text{last}_2, \text{hidset}_2 \cup \{t\})$

$m'_1 = (\text{mval}_1, \text{last}_1 \setminus \{t, *\}, \text{hidset}_1 \cup \{t\})$

$m'_2 = (\text{mval}_2, \text{last}_2, \text{hidset}_2)$

Theorem (Rieg, Bonajjani, Buchholtz, Mueserath 2010 '12 '14):

Consider a program  $P$ .

If control-state  $pc$  is reachable when  $P$  is executed under TSO

iff  $pc$  is reachable in  $LP$ .

Since the latter problem is decidable (Abdulla 1996),

control-state reachability is decidable for TSO.