

TSO Reachability 1	_____	2
TSO Reachability 2	_____	12

8. TSO Readability

Goal: Solve readability for parallel programs (assembly) running on x86 Total Store Ordering (TSO) architectures

Approach: Reduce to LCS readability

8.1 Syntax of Parallel Programs

Definition:

We consider parallel programs with shared memory as defined by following grammar:

$\langle \text{prog} \rangle ::= \text{program } \langle \text{pid} \rangle \langle \text{thrd} \rangle^*$ // Name & finite number of threads

$\langle \text{thrd} \rangle ::= \text{thread } \langle \text{tid} \rangle$ // Identifier

$\text{regs } \langle \text{reg} \rangle^*$ // List of local registers

$\text{init } \langle \text{label} \rangle$ // Initial instruction

$\text{begin } \langle \text{lnst} \rangle^* \text{end}$ // List of labelled instructions

$\langle \text{lnst} \rangle ::= \langle \text{label} \rangle : \langle \text{inst} \rangle ; \text{goto } \langle \text{label} \rangle ;$

$\langle \text{inst} \rangle ::= \langle \text{reg} \rangle \leftarrow \text{mem} [\langle \text{reg} \rangle]$ // Load

$| \text{mem} [\langle \text{reg} \rangle] \leftarrow \langle \text{reg} \rangle$ // Store

$| \text{mfence}$ // Memory fence

$| \langle \text{reg} \rangle \leftarrow \langle \text{expr} \rangle$ // Local assignment

$| \text{assert } \langle \text{expr} \rangle$

$\langle \text{expr} \rangle ::= \text{fun} (\langle \text{reg} \rangle^*)$

- We assume programs come with a finite data domain DOM and a function domain FUN that we

- defined on DOM
- all computable.

- We assume

- $\sigma \in \text{DOM}$


- All values in DOM can be used as addresses.

8.2 TSO - Semantics of Parallel Programs:

- Idea of TSO:
- Each thread has a store buffer to reduce latency of memory accesses
 - Stores are buffered locally and later propagated to the memory in batch processing style.
 - To provide the illusion that a sequential program runs on a coherent memory, buffered stores are forwarded to later loads \Rightarrow early reads

Example: Dekker's mutex

$l_1: \text{mem}[x] \leftarrow 1; \text{goto } l_2$		$l'_1: \text{mem}[y] \leftarrow 1; \text{goto } l'_2$
$l_2: r \leftarrow \text{mem}[y]; \text{goto } l_3$		$l'_2: r' \leftarrow \text{mem}[x]; \text{goto } l'_3$
$l_3: \text{assert}(r=0); \text{goto } l_{cs1}$		$l'_3: \text{assert}(r'=0); \text{goto } l_{cs2}$
$l_{cs1}: \text{critical section}$		$l_{cs2}: \text{critical section}$



Fences instructions (mfence) stop a thread until all preceding writes have arrived in memory.

For the definition, fix a program P with threads $\{t_1, \dots, t_n\}$.

Assume t_i has identifier i ,
initial label $l_{0,i}$,

and declares registers \bar{r}_i .

We use $TID := \{1, \dots, n\}$ for the thread identifiers,
 LFB for the locations in all threads, and
 $VIR := \text{DOM} \cup \bigcup_{i=1}^n \bar{r}_i$ for the addresses and registers.

The TSO semantics is operational,
in terms of transitions between configurations.

The set of TSO-configurations is

$$CF := \text{LAB}^{\text{TID}} \times \text{DOM}^{\text{VAR}} \times (\text{DOM} \times \text{DOM})^*{}^{\text{TID}}$$

We write a configuration as

$$cf = (pc, val, buf),$$

where • $pc(t)$ is the program counter of thread t .

• $val(r)$ is the valuation of register r , and

• $buf(t)$ is the buffer content for thread t ,

a sequence of address-value pairs.

The initial configuration is

$$cf_0 := (pc_0, val_0, buf_0)$$

with $pc_0(t) = l_{0,t}$ for all $t \in \text{TID}$

$val_0(x) = 0$ for all $x \in \text{VAR}$

$buf_0(t) = \epsilon$ for all $t \in \text{TID}$.

The TSO-transition relation $\rightarrow_{\text{TSO}} \subseteq CF \times CF$

is the smallest relation that satisfies the following rules,

where we assume $pc(t) = l$, an instruction $l: \langle inst \rangle; \underline{goto} l'$,

and where we set $pc' := pc[t := l']$:

$$\langle inst \rangle = r \leftarrow mem[r'], a = val(r')$$

$$buf(t) \downarrow (a = *) = (a = v). \beta$$

(EWRITE)

$$(pc, val, buf) \rightarrow_{\text{TSO}} (pc', val[r := v], buf)$$

$$\langle inst \rangle = r \leftarrow mem[r'], a = val(r'), v = val(a)$$

$$buf(t) \downarrow (a = *) = \epsilon$$

(LOAD)

$$(pc, val, buf) \rightarrow_{\text{TSO}} (pc', val[r := v], buf)$$

(STORE) $\langle \text{inst} \rangle = \text{mem}[r] \leftarrow r', a = \text{val}(r), v = \text{val}(r')$
 $(pc, \text{val}, \text{buf}) \rightarrow_{\text{TSO}} (pc', \text{val}, \text{buf}[t := (a \rightarrow v). \text{buf}(t)])$

(UPDATE) $\text{buf}(t) = \beta. (a = v)$
 $(pc, \text{val}, \text{buf}) \rightarrow_{\text{TSO}} (pc, \text{val}[a := v], \text{buf}[t := \beta])$

(FENCE) $\langle \text{inst} \rangle = \text{mfence}, \text{buf}(t) = \varepsilon$
 $(pc, \text{val}, \text{buf}) \rightarrow_{\text{TSO}} (pc', \text{val}, \text{buf})$

+ 2 rules for assignments and asserts.

8.3 From TSO to LCS

Goal: Represent TSO semantics of program P by LCS L_P .

Approach: Define LCS L_P^1, L_P^2, L_P^3, L_P with more features that fix problems in earlier versions.

Towards L_P^1 :

Idea: Shared memory communication is like message loss:

- ↳ a store may get overwritten before it is received by another thread.
- Understand TSO buffers as lossy channels

Problem: Higman's ordering is no simulation relation for TSO.

↳ Consider

$$\begin{array}{l|l} l_0: ld(x, 1); & l'_0: st(y, 1); \\ l_1: ld(y, 0); & l'_1: st(x, 1); \\ l_2 & l'_2 \end{array}$$

where $ld(x, 1)$ is a shared for
 $r \leftarrow mem[x];$
 $assert(r = 1);$

↳ Then configuration

$$(l_0, l'_2, x=0=y, \epsilon, x=2, y=1)$$

cannot reach l_2, l'_2 \downarrow
✓
whereas

$$(l_2, l'_2, x=0=y, \epsilon, x=1) \text{ can.}$$

Lossiness gives inconsistent memory configurations.

Fix: Let threads send entire memory snapshots

↳ Each message in a buffer defines values of all variables.

↳ The above problem vanishes.

$(l_0, l_2', x=0=y, \epsilon, \begin{pmatrix} x=1 \\ y=1 \end{pmatrix} \begin{pmatrix} x=0 \\ y=1 \end{pmatrix})$
 and

$(l_0, l_2', x=0=y, \epsilon, \begin{pmatrix} x=1 \\ y=0 \end{pmatrix})$ are incomparable.

Towards L_P^2 :

Problem: Some behaviour under L_P^1
 is not possible under TSO.

Example:

$l_0: st(y, 0); \quad \parallel \quad l_0': st(x, 1)$
 $l_1: \quad \quad \quad \parallel \quad l_1': ld(x, 0)$
 $\quad \quad \quad \parallel \quad l_2':$

\hookrightarrow Then (l_1, l_2') is not TSO-reachable.

TSO can only load 1 from x
 after store has been performed.

\hookrightarrow The configuration is reachable in L_P^1 .

$(l_0, l_0', x=0=y, \epsilon, \epsilon)$

$\rightarrow^2 (l_1, l_1', x=0=y, \begin{pmatrix} x=0 \\ y=0 \end{pmatrix}, \begin{pmatrix} x=1 \\ y=0 \end{pmatrix})$

$\rightarrow (l_1, l_1', x=1, \begin{pmatrix} x=0 \\ y=0 \end{pmatrix}, \epsilon)$

$\rightarrow (l_1, l_1', x=0=y, \epsilon, \epsilon)$

$\rightarrow (l_1, l_2', x=0=y, \epsilon, \epsilon).$

Threads do not synchronize on memory updates
 (threads may use values that are no longer in memory).


Fix: Let all threads share the same buffer.

$\begin{pmatrix} x=1 \\ y=0 \end{pmatrix} \cdot \begin{pmatrix} x=1 \\ y=0 \end{pmatrix}$ Store $y=0$
 takes $x=1$ into account.

Towards L_p^2 :

Problem: Some TSO behaviour is not possible in L_p^2 .

Example:




↳ This behaviour is not possible on L_p^2

for the following reason:


- $st(y,2)$ has to be sent to memory before $st(y,1)$
 - ↳ otherwise value of x will be (and stay) 2.
 - ↳ then $ld(x,1)$ is blocked.
- In L_p^2 , operations in the buffer will be delivered to the memory in the order in which they entered the buffer.
 - ↳ then thread t_2 is not able to load $y=2$ before $y=1$.

L_p^2 forces memory updates to occur in the same order as the order of the corresponding stores.




In TSO, the memory updates can be performed in opposite order, as the stores stem from different buffers.

Fix: Add to each thread a pointer to a position inside the buffer.




With this, updates are simulated by moving the pointer to the left.




Why is this correct?

- TSO can be understood as




The automata synchronize when updates leave the channels.
 \hookrightarrow Its update is performed on M_1 and M_2 .

- Since the channels are FIFO, this is equivalent with



Hence, the channels have the same content (one channel) but move to the memory at different speed.

- Since the channel content is identical, this is equivalent with



This is Lp^3 .

Towards Lp^3 :

Problem: In Lp^3 , early reads are still missing

Fix: Remember the last write of a thread to an address.

$$\begin{array}{ccccccc}
 \left(\begin{array}{l} x=2 \\ y=1 \end{array}, (t_2, y) \right) & \left(\begin{array}{l} x=2 \\ y=2 \end{array}, (t_4, y) \right) & \left(\begin{array}{l} x=2 \\ y=0 \end{array}, (t_1, x) \right) & \left(\begin{array}{l} x=1 \\ y=0 \end{array}, - \right) & \left(\begin{array}{l} x=0 \\ y=0 \end{array}, - \right) \\
 \uparrow & & \uparrow & \uparrow & \uparrow \\
 t_2 & & t_4 & t_2 & t_2
 \end{array}$$

Construction:

Given a program P ,

we define the LCS with strong symbols

$$L_P = (Q, q_0, C, M, S, \rightarrow)$$

where

$$Q := \text{LOC}^{\text{TID}} \times \text{DOM}^{\text{VTR}}$$

$$C := \{\text{buff}\}$$

$$M := \text{DOM}^{\text{DOM}}$$

$$S := (\text{DOM}^{\text{DOM}} \times (\text{TID} \times \text{DOM} \cup \{\epsilon\}) \times \text{IP}(\text{TID})) \setminus (\text{DOM}^{\text{DOM}} \times \{\epsilon\} \times \{\emptyset\})$$

strong symbols
= cannot be lost,
but bounded.

In a configuration (pc, val) ,

pc = current program counter

val = valuation of local registers,
copy of last memory valuation
that was sent to the buffer

To define the transitions,

consider $(pc, val) \in Q$ with $pc(l) = l$.

Store: If $l: \text{mem}[r] \leftarrow v; \text{goto } l'$ and $val(l) = a, val(r) = v$,
then we have the following LCS transition:

$$\begin{array}{l}
 (pc, val) \xrightarrow{\text{buff} \{ (val, \epsilon, \text{tidset}) / (val, (s, a), \text{tidset}) \}} \\
 \text{buff } v \xrightarrow{\text{buff } v \{ (val[a:=v], (a, t), \emptyset) \}} (pc[l:=l'], val[a:=v]).
 \end{array}$$

restricted to DOM

Load: If $l: r \leftarrow \text{mem}[r']$; goto l'
and $\text{val}(r') = a$, there are two transitions:

$(pc, \text{val}) \xrightarrow{\text{assert } (\text{mval}, (t, a), \text{hidset}) \in \text{buf}} (pc[t := l'], \text{val}[r := \text{mval}(a)])$
// early read

$(pc, \text{val}) \xrightarrow{\text{assert } (\text{mval}', (t, a), \text{hidset}') \notin \text{buf} \text{ and } (\text{mval}, *, \{t\} \cup \text{hidset}) \in \text{buf}} (pc[t := l'], \text{val}[r := \text{mval}(a)])$

Fence: If $l: \text{mfence}$; goto l' , then

$(pc, \text{val}) \xrightarrow{\text{assert } (\text{mval}, *, \{t\} \cup \text{hidset}) = \text{head}(\text{buf})} (pc[t := l'], \text{val})$

Update:

$(pc, \text{val}) \xrightarrow{\text{assert } \text{buf} = w_1.m_1.m_2.w_2 \text{ modify } \text{buf} = w_1.m'_1.m'_2.w_2} (pc, \text{val})$

where $m_1 = (\text{mval}_1, \text{lostr}_1, \text{hidset}_1)$

$m_2 = (\text{mval}_2, \text{lostr}_2, \text{hidset}_2 \cup \{t\})$

$m'_1 = (\text{mval}_1, \text{lostr}_1 \setminus \{t, *\}, \text{hidset}_1 \cup \{t\})$

$m'_2 = (\text{mval}_2, \text{lostr}_2, \text{hidset}_2)$

Theorem (Rieg, Bonajjani, Buchheiser, Mueserath 2010 '12 '14):

Consider a program P .

If control-state pc is reachable when P is executed under TSO

iff pc is reachable in L_P .

Since the latter problem is decidable (Abdulla 1996),

control-state reachability is decidable for TSO.

Intuition to the construction from last time:

The construction makes heavy use of the following trick in automata theory:

to shuffle two languages $L(A_1)$ and $L(A_2)$ over disjoint alphabets $\Sigma_1 \cap \Sigma_2 = \emptyset$,

extend A_1 by loops Σ_2 on each state,

and A_2 by loops Σ_1 .

The resulting automata A_1' and A_2' satisfy


$$L(A_1') \cap L(A_2') = L(A_1) \cup L(A_2).$$

Example:

$\{ab\} \cup \{xyz\}$

$$= L\left(\begin{array}{c} x,y,z \\ \downarrow \\ \text{---} a \text{---} b \text{---} \\ \downarrow \\ \text{---} \end{array}\right) \cap L\left(\begin{array}{c} a,b \\ \downarrow \\ \text{---} x \text{---} y \text{---} z \text{---} \\ \downarrow \\ \text{---} \end{array}\right).$$

- 1.) The memory sees a shuffle of the stores from both threads:



For example, the memory may see


$$S = st(a, 1, t_1). st(b, 2, t_2). st(a, 2, t_1).$$

- 2.) Using the above idea,

the shuffle can be obtained


by synchronizing (interlocking) the two automata $t_1 \xrightarrow{\quad} \boxed{M_1}$

and $t_2 \xrightarrow{\quad} \boxed{M_2}$ on the memory updates:





Here, one really defines alphabets (Σ_i consists of stores $st(a, v, i)$, $i=1,2$) and applies the loop trick.


- 3.) Since the channels are FIFO, the stores leave the buffer in the order in which they were put into the buffer. So instead of guessing the buffered stores of t_2 at the memory, thread t_1 guesses the stores of t_2 already when inserting commands into the buffer:



- 4.) Now the content of both buffers is identical, up to the fact that M_1 and M_2 process the buffer at different speed:



can be understood as one buffer with two pointers:



Remark:

One may think that it should be sufficient to guess the sequence of memory updates

$$S = st(a, 1, t_1). st(b, 2, t_2). st(a, 2, t_1)$$

and write this shared sequence into both buffers:



This, however, yields a strict under-approximation of TSO.

TSO requires that sequence S results from store actions leaving the buffer.

The above model additionally enforces this order when the stores are sent to the buffer.

↳ This is more than TSO asks for.

↳ That the two memories can process the shared buffer at different speed fixes the problem.